Visible to the public Biblio

Filters: Keyword is stabilization time  [Clear All Filters]
2020-12-11
Geng, J., Yu, B., Shen, C., Zhang, H., Liu, Z., Wan, P., Chen, Z..  2019.  Modeling Digital Low-Dropout Regulator with a Multiple Sampling Frequency Circuit Technology. 2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID). :207—210.

The digital low dropout regulators are widely used because it can operate at low supply voltage. In the digital low drop-out regulators, the high sampling frequency circuit has a short setup time, but it will produce overshoot, and then the output can be stabilized; although the low sampling frequency circuit output can be directly stabilized, the setup time is too long. This paper proposes a two sampling frequency circuit model, which aims to include the high and low sampling frequencies in the same circuit. By controlling the sampling frequency of the circuit under different conditions, this allows the circuit to combine the advantages of the circuit operating at different sampling frequencies. This shortens the circuit setup time and the stabilization time at the same time.