Visible to the public Biblio

Filters: Keyword is time-to-digital converter  [Clear All Filters]
2022-03-15
Kadlubowski, Lukasz A., Kmon, Piotr.  2021.  Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array. 2021 24th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS). :137—140.
The goal of building a system for precise time measurement in pixel radiation detectors motivates the development of flexible design and verification environment. It should be suitable for quick simulations when individual elements of the system are developed and should be scalable so that systemlevel verification is possible as well. The approach presented in this paper is to utilize the power of SystemVerilog language and apply basic Object-Oriented Programming concepts to the test program. Since the design under test is a full-custom mixed-signal design, it must be simulated with AMS simulator and various features of analog design environment are used as well (Monte Carlo analysis, corner analysis, schematic capture GUI-related functions). The presented approach combines these two worlds and should be suitable for small academia projects, where design and verification is seldom done by separate teams.