CfP: Workshop on the Integration of Mixed-Criticality Subsystems on Multicores
==========================================================================
CALL for PARTICIPATION
==========================================================================
Workshop
Integration of Mixed-Criticality Subsystems on
Multi-Core and Many-Core Processors
https://alfresco.dit.upm.es/multipartes/eventsInfo/HiPEAC2014.html
Vienna, Austria, January 21-22, 2014
hosted by the HiPEAC 2014 conference
==========================================================================
WORKSHOP INTRODUCTION
The 2nd Workshop on the "Integration of Mixed-Criticality Subsystems on
Multi-Core and Manycore Processors" will be hosted by the HiPEAC 2014
conference, that will take place in Vienna, Austria from January 20-22, 2014.
Due to the success of last year's workshop, the event has been extended to two
days. It will be held on January 21 and 22, 2014.
This workshop is a joint collaboration of the following research projects:
ACROSS (ARTEMIS), ARAMIS (BmBF), CERTAINTY (FP7), CONTREX (FP7),
CRYSTAL (ARTEMIS), DREAMS (FP7), EMC2 (ARTEMIS), MultiPARTES (FP7),
parMERASA (FP7), PROARTIS (FP7), PROXIMA (FP7), RECOMP (ARTEMIS),
T-CREST (FP7), VIRTICAL (FP7).
---------------------------------
BACKGROUND
Modern embedded applications typically integrate a multitude of functionalities
with potentially different criticality levels into a single system. Without
appropriate preconditions, the integration of mixed-criticality subsystems can
lead to a significant and potentially unacceptable increase of engineering and
certification costs. A promising solution is to incorporate mechanisms that
establish multiple partitions with strict temporal and spatial separation between
the individual partitions. In this approach, subsystems with different levels of
criticality can be placed in different partitions and can be verified and
validated in isolation. This workshop focuses on solutions for the integration of
mixed-criticality subsystems on multi-core processors.
---------------------------------
WORKSHOP SCOPE
In the near future most processors will be based on multi-core technology,
which poses fundamentally new challenges on many embedded application domains.
In this workshop you will learn how to employ multi-core technology in
embedded applications that are safety-critical and have stringent requirements
on real-time properties and certification aspects. The workshop will cover the
following topics:
+ Multi-Processor Systems-on-a-Chip (MPSoCs) for mixed-criticality applications
+ Hypervisors and operating systems for MPSoCs
+ Hard real-time guarantees & certification aspects
+ Model-driven engineering tools for effort reduction
+ Application in automotive, avionics, railway, energy and industrial control
+ Existing projects and future research directions
---------------------------------
WORKSHOP PROGRAM
January 21
+ "RECOMP - Temporal Aspects of Shared Resources and Mitigation
Methods", Michael Paulitsch, EADS
+ "parMERASA - Multi-Core Execution of Parallelised Hard Real-Time
Applications Supporting Analysability", Sascha Uhrig, TU Dortmund
+ "T-CREST - Time-Predictable Multi-Core Architecture for Embedded
Systems", Martin Schoeberl, Denmark Technical University
+ "PROARTIS - Probablistically Analysable Real-Time Systems", Jaume
Abella, Barcelona Supercomputing Center
+ "MultiPARTES - Model-Driven Engineering for Partitioning Heterogeneous
Multi-Cores", Alfons Crespo, Universidad Politecnica de Valencia
+ "CERTAINTY - Certification of Real-Time Applications Designed for
Mixed Criticality", Madeleine Faugere, Thales
+ Panel "Road to Certification of Mixed Criticality Systems:
Challenges Ahead"
Panelists (tentative): Michael Paulitsch (EADS), Jon Perez
(IKERLAN), Christial El Salloum (AVL), Rafael Zalman (Infineon),
Heinz Gall (TuV), Eric Bantegnie (Esterel), Knut Degen (SYSGO),
Thierry Le Sergent (Esterel), Roman Obermaisser (University of
Siegen)
January 22
+ "ACROSS - PikeOS Time-Partitioning Synchronisation to Time-Triggered
Busses", Christian Gronke, SYSGO
+ "ARAMiS - Automotive, Railway and Avionics Multi-Core Systems",
Ottmar Bender, Cassidian
+ "Seamless Life-Cycle Collaboration for Mixed-Criticality Systems
Engineering - The CRYSTAL Approach", Christian El Salloum, AVL
+ "PROXIMA - Probabilistic Timing Analysis: From Theory to Practice",
Francisco J. Cazorla, Barcelona Supercomputing Center
+ "CONTREX - Design of Embedded Mixed-Criticality CONTRol Systems
under Consideration of EXtra-Functional Properties", Kim Gruettner,
OFFIS
+ "DREAMS - A European Reference Architecture for Mixed-Criticality
Systems", Roman Obermaisser, University of Siegen
+ "EMC2 - Embedded Multi-Core Systems for Mixed-Criticality
Applications in Dynamic and Changable Real-Time Environments", Knut
Hufeld, Infineon and Dietmar Geiger, Cassidian
+ Panel Discussion "Many-Core Mixed-Criticality Systems"
Panelists: Francisco J. Cazorla (BSC), Alan Burns (University of
York), Benoit Triquet (Airbus)
---------------------------------
TARGET AUDIENCE
This workshop is targeted at OEMs, suppliers and researchers in the areas of:
automotive
aerospace
industrial control
other industries for safety-critical requirements such as medical,
power generation, space domains,...
---------------------------------
IMPORTANT DATES
Workshop Dates: January 21 and 22, 2014
---------------------------------
REGISTRATION
Registration will be via the HiPEAC conference web site
http://www.hipeac.net/conference/vienna/registration
---------------------------------
VENUE
The Workshop will take place at the Vienna Marriot Hotel, Vienna, Austria,
as part of HiPEAC 2014.
---------------------------------
ORGANISATION
Francisco J. CAZORLA, BSC
Roman OBERMAISSER, Universitat Siegen
Michael PAULITSCH, EADS
Peter PUSCHNER, TU Vienna
Salvador TRUJILLO, IK4-IKERLAN
Sascha UHRIG, TU Dortmund
---------------------------------
CONTACT INFORMATION
If you have any questions about the workshop, please email to
STrujillo@ikerlan.es