Visible to the public Biblio

Filters: Author is Taha, Tarek M.  [Clear All Filters]
2019-11-19
Bontupalli, Venkataramesh, Yakopcic, Chris, Hasan, Raqibul, Taha, Tarek M..  2018.  Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification. J. Emerg. Technol. Comput. Syst.. 14:41:1-41:27.

Deep packet inspection (DPI) is a critical component to prevent intrusion detection. This requires a detailed analysis of each network packet header and body. Although this is often done on dedicated high-power servers in most networked systems, mobile systems could potentially be vulnerable to attack if utilized on an unprotected network. In this case, having DPI hardware on the mobile system would be highly beneficial. Unfortunately, DPI hardware is generally area and power consuming, making its implementation difficult in mobile systems. We developed a memristor crossbar-based approach, inspired by memristor crossbar neuromorphic circuits, for a low-power, low-area, and high-throughput DPI system that examines both the header and body of a packet. Two key types of circuits are presented: static pattern matching and regular expression circuits. This system is able to reduce execution time and power consumption due to its high-density grid and massive parallelism. Independent searches are performed using low-power memristor crossbar arrays giving rise to a throughput of 160Gbps with no loss in the classification accuracy.