Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

Pre-computation techniques

biblio

Visible to the public Reconfigurable Architecture to Speed-up Modular Exponentiation

Submitted by grigby1 on Mon, 12/30/2019 - 2:18pm
  • modular exponentiation
  • Xilinx Virtex 7 FPGA
  • Scalability
  • RSA protocols
  • Resiliency
  • reconfigurable architectures
  • Reconfigurable Architecture
  • random number generation
  • Random access memory
  • public key cryptography
  • pubcrawl
  • pseudorandom number generator
  • Pre-computation techniques
  • Modular Multiplication
  • batch multiplication
  • hardware architecture
  • Hardware
  • frequency 200.0 MHz
  • FPGA
  • field programmable gate arrays
  • exponentiation
  • digital arithmetic
  • Diffie-Hellman like protocols
  • Diffie-Hellman key pair
  • Cryptography
  • computer architecture
  • computationally intensive cryptographic operations
  • Clocks

Terms of Use  |  ©2023. CPS-VO