Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

critical encryption signature

biblio

Visible to the public S℡LAR: A Generic EM Side-Channel Attack Protection through Ground-Up Root-Cause Analysis

Submitted by grigby1 on Tue, 02/18/2020 - 11:52am
  • signature attenuation hardware
  • low-overhead solution
  • Metals
  • Metrics
  • noninvasive attacker
  • noninvasive electromagnetic side-channel attacks
  • power side-channel countermeasures
  • Probes
  • pubcrawl
  • resilience
  • Resiliency
  • resource-constrained Internet-connected devices
  • Routing
  • side-channel analysis attacks
  • signature attenuation embedded CRYPTO
  • low-level metal routing
  • size 32.0 nm
  • size 65.0 nm
  • S℡LAR
  • S℡LAR hardware
  • system-level EM simulations
  • system-level implementation
  • telecommunication network routing
  • top-level metal layers
  • TSMC 65 nm CMOS technology
  • two-stage solution
  • white-box analysis
  • white box cryptography
  • white-box understanding
  • external attacker
  • composability
  • critical encryption signature
  • critical signal radiation
  • Cryptographic Hardware
  • Cryptography
  • EM leakage
  • EM probes
  • EM SCA attack
  • EM Side-channel attack
  • encryption
  • entire cryptographic core
  • entire crypto IP
  • example cryptographic block
  • CMOS integrated circuits
  • frequency 40.0 MHz
  • Generic countermeasure
  • generic EM side-channel attack protection
  • Ground-up EM Leakage Modeling
  • ground-up root-cause analysis
  • higher-level metal layers
  • high-resolution electromagnetic probes
  • integrated circuit
  • Integrated circuit modeling
  • Intel 32 nm CMOS technology interconnect stack
  • internet
  • lower-level metal layers
  • lower-level metal routing

Terms of Use  |  ©2023. CPS-VO