Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
CMOS integrated circuits
biblio
A Hardware Implementation of the SHA2 Hash Algorithms Using CMOS 28nm Technology
Submitted by aekwall on Mon, 03/29/2021 - 12:06pm
Hardware Implementation
SHA2 Hash algorithms
SHA-256
secure hash algorithm 2
hardware hash accelerator
CMOS 28nm technology
hash algorithms
Hash functions
adders
field programmable gate arrays
Compositionality
pubcrawl
CMOS technology
CMOS integrated circuits
Resiliency
Program processors
Hardware
Cryptography
biblio
Reduced-Complexity Singular Value Decomposition For Tucker Decomposition: Algorithm And Hardware
Submitted by aekwall on Mon, 02/15/2021 - 4:45pm
singular value decomposition
decomposition
Tucker decomposition
tensors
tensor algorithms
size 28.0 nm
resource-constrained hardware platforms
reduced-complexity SVD scheme
power 37.6 mW
iterative self-multiplication
high-dimensional data processing
big data analysis
SVD
Big Data
Data-Intensive Applications
hardware architecture
Compositionality
CMOS technology
CMOS integrated circuits
cyber physical systems
data analysis
Metrics
Iterative methods
pubcrawl
machine learning
biblio
Application Specific Integrated Gate-Drive Circuit for Driving Self-Oscillating Gallium Nitride Logic-Level Power Transistors
Submitted by grigby1 on Fri, 04/24/2020 - 4:08pm
Power transistors
gate-driver functional behaviour
high-speed floating level-shifter
high-voltage transistors
III-V semiconductors
integrated complementary metal-oxide-semiconductor gate-drivers
logic-level power transistors
low-power electronics
MOSFET
package bondwire connections
parallel LC resonant tank
parasitic capacitance
PCB
power density
gate-driver
printed circuit design
prototype printed circuit board design
reset circuitry
Self-oscillating
self-oscillating gallium nitride
self-oscillating gate-drive
switch-mode power supplies
switched mode power supplies
Switching circuits
wide band gap semiconductors
wide bandgap power semiconductors
oscillating behaviors
ASIC
pubcrawl
resilience
Resiliency
privacy
composability
integrated circuit design
Metrics
Resistance
CMOS integrated circuits
Analog integrated circuit
application specific integrated circuits
application specific integrated gate-drive circuit
Logic gates
capacitance 56.7 pF
class-E resonant inverter
CMOS gate-drivers
driver circuits
electrostatic discharge
electrostatic discharge diode
Electrostatic discharges
ESD diode
fabricated gate-driver
gallium compounds
gan
gate drive technologies
biblio
S℡LAR: A Generic EM Side-Channel Attack Protection through Ground-Up Root-Cause Analysis
Submitted by grigby1 on Tue, 02/18/2020 - 11:52am
signature attenuation hardware
low-overhead solution
Metals
Metrics
noninvasive attacker
noninvasive electromagnetic side-channel attacks
power side-channel countermeasures
Probes
pubcrawl
resilience
Resiliency
resource-constrained Internet-connected devices
Routing
side-channel analysis attacks
signature attenuation embedded CRYPTO
low-level metal routing
size 32.0 nm
size 65.0 nm
S℡LAR
S℡LAR hardware
system-level EM simulations
system-level implementation
telecommunication network routing
top-level metal layers
TSMC 65 nm CMOS technology
two-stage solution
white-box analysis
white box cryptography
white-box understanding
external attacker
composability
critical encryption signature
critical signal radiation
Cryptographic Hardware
Cryptography
EM leakage
EM probes
EM SCA attack
EM Side-channel attack
encryption
entire cryptographic core
entire crypto IP
example cryptographic block
CMOS integrated circuits
frequency 40.0 MHz
Generic countermeasure
generic EM side-channel attack protection
Ground-up EM Leakage Modeling
ground-up root-cause analysis
higher-level metal layers
high-resolution electromagnetic probes
integrated circuit
Integrated circuit modeling
Intel 32 nm CMOS technology interconnect stack
internet
lower-level metal layers
lower-level metal routing
biblio
A Machine Learning Attacks Resistant Two Stage Physical Unclonable Functions Design
Submitted by grigby1 on Mon, 06/10/2019 - 1:55pm
mirrors
Transistors
traditional approaches
stage physical unclonable functions design
security of data
security applications
security
Resiliency
resilience
Reliability
PUF
pubcrawl
privacy
physical unclonable function (PUF)
modelling attacks
32-bit current mirror
Mathematical model
machine learning attacks
machine learning
lightweight electronics
learning (artificial intelligence)
Hash functions
enhancing security
Current Mirror PUF
Cryptography
composability
CMOS integrated circuits
asynchronous circuits
Arbiter-PUF
65nm CMOS technology
biblio
Capacitive Multi-Channel Security Sensor IC for Tamper-Resistant Enclosures
Submitted by aekwall on Mon, 03/25/2019 - 9:56am
CMOS integrated circuits
sensor security
time 19.7 ms
tamper-resistant enclosures
SNR
size 350.0 nm
sensor fusion
Semiconductor device measurement
physical interaction
physical attacks
noise figure 94.6 dB
integrated circuits
integrated circuit packaging
Electrodes
electrode matrix
CMOS technology
security
Capacitors
capacitive touch technology
capacitive sensors
capacitive multichannel security sensor IC
capacitance measurement
capacitance 460.0 aF
capacitance 35.0 aF
Capacitance
Metrics
composability
pubcrawl
Human behavior
Resiliency
embedded devices
biblio
Ultra-Fast Bit-Level Frequency-Hopping Transmitter for Securing Low-Power Wireless Devices
Submitted by grigby1 on Fri, 03/15/2019 - 11:56am
selective jamming
power 10.9 mW
pubcrawl
radio transmitters
resilience
Resiliency
Scalability
secure wireless communications
security
physical-layer security
size 65.0 nm
telecommunication security
time 1.0 mus
Time Frequency Analysis
time-interleaved BAW-based TX
ultra-fast bit-level frequency-hopping scheme
ultra-fast bit-level frequency-hopping transmitter
voltage 1.1 V
frequency 80.0 MHz
Bluetooth
bulk acoustic wave devices
bulk acoustic wave resonators
Bulk-acoustic wave resonators
CMOS integrated circuits
Cryptography
data-driven random dynamic channel selection
frequency 2.4 GHz
BLE transmitters
frequency hop communication
frequency hopping
frequency shift keying
Harmonic analysis
Jamming
low-power wireless devices
Metrics
biblio
Design of Boolean Chaotic Oscillator Using CMOS Technology for True Random Number Generation
Submitted by grigby1 on Thu, 05/24/2018 - 12:16pm
random number generation
message authentication
Metrics
National Institute of Standards and Technology
NI ELVIS platform
Oscillators
pubcrawl
random cryptographic keys
random key generation
Logic gates
random number generators
random numbers
resilience
Resiliency
Ring oscillators
Scalability
security keys
45nm CMOS technology
Inverters
Human behavior
Generators
delays
data transmission security
Cryptography
CMOS integrated circuits
CMOS Boolean Chaotic Oscillator Design
CMOS
chaos
Capacitors
Cadence Virtuoso tool
cadence virtuoso
authentication security
application specific integrated circuits
biblio
A compact and efficient architecture for elliptic curve cryptographic processor
Submitted by grigby1 on Mon, 11/27/2017 - 12:06pm
heterogeneous function units
word length 576 bit
UMC
size 90 nm
scalar multiplication
Resiliency
Registers
public key cryptography
pubcrawl
parallel processing
Montgomery modular division algorithm
microprocessor chips
Metrics
Kaliski's Montgomery modular inversion
arbitrary curves
hardware complexity
Hardware
Galois fields
Elliptic curve cryptography (ECC)
Elliptic curve cryptography
elliptic curve cryptographic processor
dual-field elliptic curve cryptographic processor
computer architecture
composability
CMOS integrated circuits
CMOS 1 P9M technology
clustering technology
Clustering algorithms
biblio
Analog cellular neural network for application in physical unclonable functions
Submitted by grigby1 on Thu, 04/20/2017 - 12:41pm
Resiliency
Monte Carlo simulation
network on chip
network on chip security
neural chips
Physically Unclonable Function (PUF)
physical unclonable function design
process variation
pubcrawl
PUF instances
Monte Carlo methods
Scalability
secret key generation
Semiconductor device modeling
size 45 nm
Trajectory
unclonable core module
unpolarized Gaussian-shaped distribution
word length 100 bit
CMOS technology
analogue circuits
cellular neural nets
Cellular Neural Network (CNN)
Cellular neural networks
challenge-response security system
circuit dynamical behavior
CMOS analogue integrated circuits
CMOS integrated circuits
analog cellular neural network
composability
Cryptography
device identification-authentication
Hamming distance
Hardware
Hardware Security
integrated circuit design
Integrated circuit modeling
