Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
area efficient safe design techniques
biblio
Resilient Reorder Buffer Design for Network-on-Chip
Submitted by grigby1 on Fri, 03/27/2020 - 10:27am
Reorder Buffer
Network interfaces
network-on-chip
Network-on-Chip Advanced eXtensible Interface Network Interface block
parallel processing
policy-based governance
pubcrawl
random control logic
Registers
Metrics
resilience
Resiliency
resilient Reorder buffer design
Safe Coding
safe control logic design
safe ROB design
Safety
Table lookup
fault tolerance
buffer circuits
collaboration
control logic function
Diagnostic Coverage requirement
error correction codes
error detection
error detection code
error detection codes
area efficient safe design techniques
Fault tolerant systems
high performance computing systems
Human behavior
Human Factors
Industries
integrated circuit design
invariance checking
logic design
