Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

On chip interconnect

biblio

Visible to the public Securing a Wireless Network-on-Chip Against Jamming Based Denial-of-Service Attacks

Submitted by aekwall on Mon, 05/11/2020 - 11:09am
  • persistent jamming attack
  • internal hardware Trojans
  • jamming attack
  • low-power transceivers
  • ML classifiers
  • network-on-chip communications
  • NoC switches
  • nonscalable multihop data transmission paths
  • On chip interconnect
  • On chip security
  • on-chip data transfer
  • on-chip wireless medium
  • denial-of-service attacks
  • radio transceivers
  • radiofrequency interconnections
  • random burst error correction code
  • Switches
  • switching networks
  • WiNoC security
  • wired NoC architectures
  • wireless interconnection
  • Wireless NoC
  • wireless NoC architectures
  • network on chip security
  • system-on-chip
  • telecommunication security
  • learning (artificial intelligence)
  • Resiliency
  • pubcrawl
  • wireless sensor networks
  • Wireless communication
  • Metrics
  • machine learning
  • telecommunication network routing
  • telecommunication computing
  • radio networks
  • Scalability
  • DoS
  • Hardware Security
  • error correction codes
  • radiofrequency interference
  • DoS attack
  • Jamming
  • denial-of-service attack
  • machine learning classifier
  • HT
  • network-on-chip
  • data transfer security threats

Terms of Use  |  ©2023. CPS-VO