Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
HT
biblio
Energy-Efficient Black Hole Router Detection in Network-on-Chip
Submitted by aekwall on Fri, 02/17/2023 - 9:44am
Energy Efficiency
Multiprocessor interconnection
Integrated circuit interconnections
HT
Energy-Efficient
black hole
BHR
outsourcing
Router Systems Security
hardware trojan
Runtime
NoC
network-on-chip
Predictive Metrics
Throughput
Resiliency
pubcrawl
biblio
Secure Network-on-Chip Architectures for MPSoC: Overview and Challenges
Submitted by grigby1 on Fri, 05/15/2020 - 11:29am
multiprocessing systems
Trojan horses
security threat attacks
security
secure routing algorithms
secure routing algorithm
secure network-on-chip architectures
Routing
processing cores
NoC-based systems
NoC
network-on-chip
multiprocessor-based systems on chip
pubcrawl
MPSoC
Malicious-Tolerant Routing Algorithms
HT
hardware trojan
Hardware
data communication
computer architecture
Metrics
resilience
Resiliency
Scalability
network on chip security
biblio
Securing a Wireless Network-on-Chip Against Jamming Based Denial-of-Service Attacks
Submitted by aekwall on Mon, 05/11/2020 - 10:09am
persistent jamming attack
internal hardware Trojans
jamming attack
low-power transceivers
ML classifiers
network-on-chip communications
NoC switches
nonscalable multihop data transmission paths
On chip interconnect
On chip security
on-chip data transfer
on-chip wireless medium
denial-of-service attacks
radio transceivers
radiofrequency interconnections
random burst error correction code
Switches
switching networks
WiNoC security
wired NoC architectures
wireless interconnection
Wireless NoC
wireless NoC architectures
network on chip security
system-on-chip
telecommunication security
learning (artificial intelligence)
Resiliency
pubcrawl
wireless sensor networks
Wireless communication
Metrics
machine learning
telecommunication network routing
telecommunication computing
radio networks
Scalability
DoS
Hardware Security
error correction codes
radiofrequency interference
DoS attack
Jamming
denial-of-service attack
machine learning classifier
HT
network-on-chip
data transfer security threats
biblio
Analysis of Black Hole Router Attack in Network-on-Chip
Submitted by grigby1 on Mon, 03/23/2020 - 3:15pm
Resiliency
Multiprocessors System-on-Chip
network-on-chip
network on chip security
NoC
outsourcing
outsourcing design
Packet loss
processing cores
pubcrawl
resilience
multiprocessing systems
Router Systems Security
Scalability
security
security attacks
sensitive information
System performance
telecommunication network routing
Trojan horses
very strong violent attack
Hardware
BHR attack
Black Hole Router attack
black holes
Blak Hole
communication platform
computer network security
data packets
denial of service attack
Denial-of-Service
DoS.
BHR
hardware trojan
HT
HT model
infected node
Integrated circuit modeling
invasive software
malicious Hardware Trojan
malicious nodes
Metrics
biblio
The undetectable clock cycle sensitive hardware trojan
Submitted by grigby1 on Wed, 02/21/2018 - 12:41pm
Hardware
Trusted design
Trojan horses
trees (mathematics)
Resiliency
resilience
redundant circuits
pubcrawl
Microelectronic Security
Metrics
invasive software
HT
Hardware Trojans
Circuit faults
FSM
finite state machines
finite state machine
embedded systems
embedded clock-cycle-sensitive hardware trojans
delays
Cryptography chips
Cryptography
critical path
composability
Clocks
clock tree structure
biblio
Detecting untestable hardware Trojan with non-intrusive concurrent on line testing
Submitted by grigby1 on Wed, 03/08/2017 - 1:32pm
manufacturing testing
untestable hardware trojan
Trojan horses
security
Radiation detectors
pubcrawl170112
nonintrusive concurrent on line testing
Monitoring
microprocessor chips
built-in self-test
manufacturing stage
manufacturing cycle
integrated circuit testing
HT
Hardware
Europe
circuit geometrical characteristics
chip supply chain
biblio
Hardware trojan detection by symmetry breaking in path delays
Submitted by BrandonB on Wed, 05/06/2015 - 10:33am
inter-and intra-die variations
Trojan horses
Transistors
symmetry breaking
symmetric paths
subcircuit consistencies
side channel methods
Sensitivity
path delays
path delay
Logic gates
invasive software
benchmark circuits
integrated circuits
IC
HT
hardware Trojan detection
hardware trojan
Hardware
electronic engineering computing
detect modifications
delays
circuit symmetries
