Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

hardware intellectual property protection

biblio

Visible to the public A hardware intellectual property protection scheme based digital compression coding technology

Submitted by grigby1 on Thu, 07/30/2020 - 1:50pm
  • Resiliency
  • intellectual property
  • intellectual property security
  • IP core watermark
  • IP networks
  • ip protection
  • policy-based governance
  • pubcrawl
  • resilience
  • industrial property
  • resource utilization
  • Robustness
  • security
  • surrounding circuit
  • Table lookup
  • watermark information
  • Watermarking
  • composability
  • image watermarking
  • hardware intellectual property protection
  • hardware circuit
  • Hardware
  • FPGA circuit
  • FPGA
  • field programmable gate arrays
  • encoding
  • embedding cost
  • Digital Watermark
  • digital compression coding technology
  • decoding function
  • data compression
  • Cryptography
  • Compression coding

Terms of Use  |  ©2023. CPS-VO