Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
memory access
biblio
A Fast MPEG’s CDVS Implementation for GPU Featured in Mobile Devices
Submitted by grigby1 on Tue, 12/01/2020 - 3:37pm
GPU-based approach
Human Factors
CDVS information
Central Processing Unit
Compact Descriptors for Visual Search
comparable precision
computation times
Computer applications
Concurrent computing
CPU-based reference implementation
descriptor extraction process
embedded software
fast MPEG CDVS implementation
GPU data structures
parallel algorithms
Image analysis
indexing algorithm
Internet-scale visual search applications
interoperable cross-platform solution
main local descriptor extraction pipeline phases
many-cores embedded graphical processor units
matching algorithm
memory access
Moving Picture Experts Group
MPEG CDVS standard
visual descriptors
Internet-scale Computing Security
data structures
pubcrawl
Human behavior
Metrics
collaboration
resilience
Resiliency
Scalability
internet
storage management
standards
composability
mobile computing
feature extraction
multiprocessing systems
parallel processing
Kernel
Policy Based Governance
Mobile handsets
graphics processing units
visualization
mobile devices
image matching
image retrieval
object detection
Services
biblio
On-chip Data Security Against Untrustworthy Software and Hardware IPs in Embedded Systems
Submitted by aekwall on Wed, 05/01/2019 - 11:42am
security of data
memory security
Metrics
microprocessor chips
on-chip memory blocks
pubcrawl
reconfigurable logic fabric
Resiliency
security
memory protection unit
security services
SoC FPGA
software IP
static detection methods
system-on-chip
third-party IP cores
third-party IPs
3PIP
memory protection design
memory access
low-latency hardware
IP networks
Intel DE1-SoC board
implementation
hierarchical top-down structure
Hardware
golden reference model
FPGA-based embedded systems
field programmable gate arrays
embedded systems
dual-core ARM processor
Cryptography
composability
biblio
Pointing in the Right Direction - Securing Memory Accesses in a Faulty World
Submitted by grigby1 on Thu, 02/14/2019 - 10:17am
countermeasure
Fault Attacks
Human Factors
memory access
Metrics
pointer protection
pubcrawl
Scalability
Tamper resistance
biblio
A system-level security approach for heterogeneous MPSoCs
Submitted by grigby1 on Thu, 04/20/2017 - 11:41am
system-level security approach
Scalability
security
Access Control
complex embedded systems
composability
shared IP
direct memory access
dynamic permissions configuration
embedded systems
Hardware
heterogeneous execution platforms
heterogeneous hardware platforms
heterogeneous MPSoC
shared libraries
Resiliency
IP networks
isolation
memory access
memory transactions
multiprocessing systems
multiprocessor
network on chip
network on chip security
Program processors
prototype isolation unit
pubcrawl
system-on-chip
real-time systems
biblio
"Caesar: high-speed and memory-efficient forwarding engine for future internet architecture"
Submitted by grigby1 on Tue, 02/21/2017 - 11:09am
hashing scheme
ternary content addressable memory
routing update
Routing protocols
Routing
Reliability
pubcrawl170103
protocol
Memory management
memory access
IPv6 TCAM-based solution
IP networks
internet
Information filters
Bloom filter
hash computation
future Internet architecture
forwarding state
forwarding engine
file organisation
data plane device
content-addressable storage
clean slate design
Caesar
Border Routers
border router
Bloom filters
