Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

FeW cryptography algorithm

biblio

Visible to the public An efficient hardware implementation of few lightweight block cipher

Submitted by grigby1 on Wed, 03/08/2017 - 2:33pm
  • FPGA
  • sensor node
  • security system
  • Schedules
  • RFID
  • resource-efficient cryptographic incipient
  • radiofrequency identification
  • radio-frequency identification
  • pubcrawl170112
  • high level synthesis
  • Hardware Implementation
  • Hardware
  • Algorithm design and analysis
  • field programmable gate arrays
  • Field Programmable Gate Array (FPGA)
  • FeW lightweight block cipher
  • FeW cryptography algorithm
  • FeW Algorithm
  • Feistel structure
  • encryption
  • Cryptography
  • Ciphers
  • Block Cipher

Terms of Use  |  ©2023. CPS-VO