Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

complex instruction set computer instruction set architecture

biblio

Visible to the public Platform agnostic, scalable, and unobtrusive FPGA network processor design of moving target defense over IPv6 (MT6D) over IEEE 802.3 Ethernet

Submitted by grigby1 on Tue, 01/16/2018 - 6:31pm
  • IPv6
  • RTL-based Network Time Protocol v4 synchronization
  • Resiliency
  • register transfer level logic
  • pubcrawl
  • network-based keyed access
  • network processor
  • MT6D
  • moving target defense over IPv6
  • moving target defense
  • modular crypto engine
  • Metrics
  • low power wireless personal area networks
  • Local area networks
  • IPv6 interfaces
  • application specific integrated circuits
  • IP networks
  • Instruction sets
  • IEEE 802.3 Standard
  • IEEE 802.3 Ethernet
  • FPGA
  • field programmable gate arrays
  • EPON
  • embedded application-specified integrated circuit
  • Electrical Engineering
  • Cryptography
  • Computers
  • complex instruction set computer instruction set architecture
  • ASIC

Terms of Use  |  ©2023. CPS-VO