Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
Verilog
biblio
Design and Execution of Highly Adaptable Elliptic Curve Cryptographic Processor and Algorithm on FPGA using Verilog HDL
Submitted by grigby1 on Thu, 05/05/2022 - 1:18pm
Metrics
Verilog
Time-frequency Analysis
Scalability
Resiliency
resilience
Registers
pubcrawl
process control
composability
Memory management
Layout
Karatsuba
FPGA
Elliptic curves
Elliptic curve cryptography
elliptic curve
ECDSA
biblio
Design of Generic Verification Procedure for IIC Protocol in UVM
Submitted by grigby1 on Tue, 11/12/2019 - 3:29pm
SDA(Serial data line)
Monitoring
policy-based governance
privacy
product development
program verification
protocol verification
Protocols
pubcrawl
SCL(Serial clock line)
Mentor graphic Questasim 10.4e
standard method
Synchronization
Universal Verification Methodology
UVC(Universal verification component)
UVM
UVM(Univeral verification methodology)
Verilog
Vivado
field buses
APB(Advanced peripheral bus)
bugs
Clocks
code coverage
collaboration
composability
Compositionality
Conferences
DUT(Design under test)
Aerospace electronics
functional coverage
generic verification procedure
hardware description languages
Hardware design languages
IIC bus protocol
IIC controller
IIC protocol
Libraries
biblio
Design and Verification of a Novel IoT Node Protocol
Submitted by grigby1 on Thu, 05/24/2018 - 11:21am
Ports (Computers)
wireless sensor networks
Verilog
transport protocols
transport protocol
Switches
Servers
pubcrawl
Protocols
protocol verification
privacy
Compositionality
policy-based collaboration
Policy
Microprocessors
IoT node protocol verification
IoT
Internet of Things
intelligent features
Hardware
field programmable gate arrays
dynamic reconfigurable features
