Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
CAD
biblio
ARtect, an augmented reality educational prototype for architectural design
Submitted by grigby1 on Wed, 02/03/2021 - 1:11pm
resilience
digital instrument
education
educational interactive tool
exterior environments
Human behavior
Human Factors
immersive tool
privacy
pubcrawl
rendering (computer graphics)
design proposal
Solid modeling
solid modelling
Three-dimensional displays
tools
Two dimensional displays
Unity 3D
user interfaces
user-friendly interface
virtual reality
visualization
augmented reality
2d graphic
2D graphic visualisation
3D carton models
3d models
application
architectural design process
architectural project
architecture
ARtect
artists
immersive systems
augmented reality educational prototype
CAD
composability
computer aided instruction
computer architecture
custom-made 3D model visualisation
cyber physical systems
data visualisation
design
biblio
Best of Both Worlds: Integration of Split Manufacturing and Camouflaging into a Security-Driven CAD Flow for 3D ICs
Submitted by grigby1 on Thu, 07/30/2020 - 2:06pm
pubcrawl
Layout
layout camouflaging
LC
malicious entities
manufacturing
manufacturing flow
manufacturing paradigm
Metrics
production engineering computing
ip protection
resilience
reverse engineering
security
security-driven CAD flow
SM
split manufacturing
supply chains
Three-dimensional displays
extensive security analysis
policy-based governance
composability
IP piracy
3D ICs
business models
CAD
Cryptography
DRC-clean layouts
Resiliency
Foundries
Human behavior
Human Factors
industrial property
integrated circuit design
integrated circuit manufacture
integrated circuits
IP networks
biblio
ArtiFact: Architecture and CAD Flow for Efficient Formal Verification of SoC Security Policies
Submitted by aekwall on Tue, 10/22/2019 - 9:54am
security policy implementation
expensive steps
flexible infrastructure IP
functional design flow
illustrative policies
industrial SoC
integrated circuit design
modern SoC design validation
off-the-shelf formal tools
Security Engine
efficient formal verification
simulation-based security verification
SoC Security
SoC security policies
SoC Verification
streamlined verification
system-level security policies
verification time
verification tools
Security Policies Analysis
Engines
Monitoring
IP networks
system-on-chip
pubcrawl
policy-based governance
Cryptography
tools
security architecture
Complexity theory
security of data
security policy
formal verification
alternative architecture
artifact
CAD
CAD flow
centralized infrastructure IP
complex steps
critical steps
