Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

IP infringement

biblio

Visible to the public A New Pay-Per-Use Scheme for the Protection of FPGA IP

Submitted by grigby1 on Thu, 07/30/2020 - 1:53pm
  • complex FPGA designs
  • ip protection
  • reusable intellectual property design blocks
  • Physical Unclonable Function
  • pay-per-use
  • IP instance
  • IP infringement
  • FSM
  • FPGA IP vendor
  • FPGA IP protection
  • finite state machine
  • Field-Programmable Gate Arrays
  • Design methodology
  • copy protection
  • logic design
  • application specific integrated circuits
  • finite state machines
  • Licenses
  • composability
  • PUF
  • industrial property
  • field programmable gate arrays
  • Resiliency
  • resilience
  • policy-based governance
  • pubcrawl
  • IP networks
  • security

Terms of Use  |  ©2023. CPS-VO