| Title | Implementation of Chaotic Encryption Architecture on FPGA for On-Chip Secure Communication |
| Publication Type | Conference Paper |
| Year of Publication | 2022 |
| Authors | Monani, Ravi, Rogers, Brian, Rezaei, Amin, Hedayatipour, Ava |
| Conference Name | 2022 IEEE Green Energy and Smart System Systems (IGESSC) |
| Keywords | Chaos implantation, chaotic communication, chaotic cryptography, Chua’s Chaotic equations, CMOS, Computer architecture, edge-compute devices, Encryption, FPGA, Hardware, hardware security, Internet of Things (IoT), Lorenz, Metrics, pubcrawl, resilience, Resiliency, Scalability, secure communication, security, SprottD, system-on-chip, wearable computers, wearables, Xilinx System Generator |
| Abstract | Chaos is an interesting phenomenon for nonlinear systems that emerges due to its complex and unpredictable behavior. With the escalated use of low-powered edge-compute devices, data security at the edge develops the need for security in communication. The characteristic that Chaos synchronizes over time for two different chaotic systems with their own unique initial conditions, is the base for chaos implementation in communication. This paper proposes an encryption architecture suitable for communication of on-chip sensors to provide a POC (proof of concept) with security encrypted on the same chip using different chaotic equations. In communication, encryption is achieved with the help of microcontrollers or software implementations that use more power and have complex hardware implementation. The small IoT devices are expected to be operated on low power and constrained with size. At the same time, these devices are highly vulnerable to security threats, which elevates the need to have low power/size hardware-based security. Since the discovery of chaotic equations, they have been used in various encryption applications. The goal of this research is to take the chaotic implementation to the CMOS level with the sensors on the same chip. The hardware co-simulation is demonstrated on an FPGA board for Chua encryption/decryption architecture. The hardware utilization for Lorenz, SprottD, and Chua on FPGA is achieved with Xilinx System Generation (XSG) toolbox which reveals that Lorenz's utilization is 9% lesser than Chua's. |
| Notes | ISSN: 2640-0138 |
| DOI | 10.1109/IGESSC55810.2022.9955334 |
| Citation Key | monani_implementation_2022 |
Implementation of Chaotic Encryption Architecture on FPGA for On-Chip Secure Communication