Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
gate level Trojan insertions
biblio
Detection of hardware Trojan in SEA using path delay
Submitted by BrandonB on Wed, 05/06/2015 - 10:33am
HTH detection and insertion
Trojan horses
Trojan circuits
SEA crypto
scalable encryption algorithm crypto
Scalable Encryption Algorithm (SEA)
payload Trojan detection rate
payload Trojan
path delay
Logic gates
logic circuits
layout level Trojan insertions
IP blocks
invasive software
Algorithm design and analysis
hardware Trojan horses insertion
Hardware Trojan horses (HTH)
hardware Trojan detection
Hardware
GDSII hard macros
GDSII
gate level Trojan insertions
fabless design house
encryption
delays
Cryptography
ASIC design flow
application specific integrated circuits
