Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
industrial property
biblio
Towards an efficient intellectual property protection in dynamically reconfigurable FPGAs
Submitted by grigby1 on Tue, 01/23/2018 - 3:21pm
field programmable gate arrays
Splixbit
server application acceleration
Resiliency
pubcrawl
policy-based governance
Policy
PBR
partial bitstream relocation
IP security
ip protection
IP networks
industrial property
ICAP controller
FPGA vendors
FPGA programming technology
ATAL
facilitating adaptability
encryption
encrypted bitstreams
efficient intellectual property protection
data centre
Cryptography
continued protection
composability
collaboration
bitstream storage cost
bitstream relocation
bitstream manipulation technique
bitstream encryption
bitstream authentication
authentication
biblio
On the Possibility of Insider Threat Prevention Using Intent-Based Access Control (IBAC)
Submitted by grigby1 on Tue, 12/12/2017 - 1:23pm
motivation detection
Insider Threats
intellectual property
intent authentication
intent-based access control
intention detection
involuntary electroencephalogram reactions
malicious insiders
Metrics
insider threat prevention
nonidentity-based authentication
P300
physiology
policy-based governance
pubcrawl
Resiliency
Terrorism
Human behavior
Accuracy
authentication
authorisation
brain signals
collaboration
electroencephalogram (EEG)
electroencephalography
event-related potential (ERP)
Access Control
Human Factors
IBAC
identity enrolment
identity recognition
industrial property
information technology
insider threat
biblio
Privacy-preserving functional IP verification utilizing fully homomorphic encryption
Submitted by grigby1 on Wed, 03/08/2017 - 2:33pm
IP theft
system-on-chip
SoC design
sequential benchmark circuits
security parameter sizes
pubcrawl170112
privacy-preserving version
privacy-preserving functional IP verification
Noise
magnitude IP verification
Logic gates
Libraries
IP users
Cryptography
IP reuse
IP networks
IP core
intellectual property verification
industrial property
IC industry
IC design business model
globalized supply chain
functional verification
fully homomorphic encryption
encryption
data privacy
biblio
A Novel PUF Based SST to Prevent Distribution of Rejected ICs from Untrusted Assembly
Submitted by grigby1 on Wed, 03/08/2017 - 2:33pm
intellectual property infringement
untrusted assembly packaging and test
security issue
secure split test
rejected IC distribution
PUF based SST
pubcrawl170112
Physical Unclonable Function
partially functional chip
intellectual property rights
connecticut sst
integrated circuit manufacture
integrated circuit cloning
Information systems
industrial property
hardware metering
faulty chip
counterfeiting
copy protection
biblio
Reverse Engineering Digital Circuits Using Structural and Functional Analyses
Submitted by BrandonB on Wed, 05/06/2015 - 11:42am
reverse engineering
integrated circuit design
integrated circuits
intellectual property
invasive software
IP theft
IP violation detection
Logic gates
register files
Inference algorithms
SoC design
structural analysis
subtractors
system-on-chip
test circuits
Trojan horses
unstructured netlist
very large highly-optimized system-on-chip design
functional analysis
Algorithm design and analysis
algorithmic reverse engineering digital circuits
combinational elements
computer security
counters
design automation
Digital circuits
formal verification
adders
Globalization
globalized multivendor environment
Hardware
hardware trojans-malware
high-level netlist
ICs
industrial property
« first
‹ previous
1
2
3
4
5
6
