Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

global stalling mechanism

biblio

Visible to the public Recovery-based resilient latency-insensitive systems

Submitted by BrandonB on Wed, 05/06/2015 - 2:53pm
  • logic circuits
  • Throughput
  • System performance
  • synchronous circuits
  • Synchronization
  • stalling signal
  • RLIS
  • Relays
  • recovery-based resilient latency-insensitive systems
  • queue sizing problem
  • clock cycle time
  • interconnect delay
  • Integrated circuit interconnections
  • improved queues
  • global stalling mechanism
  • expensive timing cost
  • error-recovery
  • error impact
  • Degradation
  • Clocks

Terms of Use  |  ©2023. CPS-VO