Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
synchronous circuits
biblio
Generalized Chaos Synchronization Circuit Simulation and Asymmetric Image Encryption
Submitted by aekwall on Mon, 08/10/2020 - 9:50am
numerical calculations
image colour analysis
image correlation
information interaction
key sensitivity
keyspace
Lyapunov methods
Metrics
multimedia safe communications
Multisim software
network images
nonlinear equations
nonsymmetric identity authentication
numerical analysis
Human behavior
numerical simulation
pubcrawl
quadratic variables
Resiliency
RGB digital image secure communication scheme
statistical analysis
statistical average
structural circuits
synchronisation
Synchronization
synchronous circuits
Trajectory
unpredictable synchronization state
diffeomorphism function
asymmetric image
bifurcation
chaos
chaotic communication
chaotic system
circuit simulation
Color image
complex dynamic behavior
Compositionality
confidential information
conventional chaos systems
conventional drive system
Cryptography
Asymmetric Encryption
differential attack
digital image
digital images
encryption
encryption algorithm
flexible control parameters
four-dimensional diffeomorphism function
four-dimensional nonlinear dynamic equation
GCS response system
generalized chaos synchronization circuit simulation
generalized chaos synchronization theory
generalized response system
Generalized synchronization
biblio
Recovery-based resilient latency-insensitive systems
Submitted by BrandonB on Wed, 05/06/2015 - 1:53pm
logic circuits
Throughput
System performance
synchronous circuits
Synchronization
stalling signal
RLIS
Relays
recovery-based resilient latency-insensitive systems
queue sizing problem
clock cycle time
interconnect delay
Integrated circuit interconnections
improved queues
global stalling mechanism
expensive timing cost
error-recovery
error impact
Degradation
Clocks
