Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

sensible data security

biblio

Visible to the public Fully integrable current-mode feedback suppressor as an analog countermeasure against CPA attacks in 40nm CMOS technology

Submitted by grigby1 on Wed, 02/21/2018 - 1:41pm
  • Power demand
  • Logic gates
  • Metrics
  • Microelectronic Security
  • MTD improvement
  • on-chip analog-level CPA countermeasure
  • Power Analysis Attack
  • power aware computing
  • power consumption
  • IoT
  • pubcrawl
  • resilience
  • Resiliency
  • sensible data security
  • side channel attack
  • size 40 nm
  • system-on-chip
  • ultraconstrained IoT smart devices
  • CPA
  • circuit feedback
  • CMOS
  • CMOS analogue integrated circuits
  • CMOS logic circuits
  • CMOS technology
  • composability
  • correlation coefficient
  • correlation power analysis
  • Analog-level
  • CPA attacks
  • CPA-resistant cryptographic devices
  • Cryptography
  • current-mode
  • current-mode circuits
  • data-dependency
  • fully integrable current-mode feedback suppressor
  • Internet of Things

Terms of Use  |  ©2023. CPS-VO