Skip to Main Content Area
CPS-VO
Contact Support
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Home
Code of Conduct
Program Agenda
Breakout Reports-Groups
Poster Session
Project Highlight Slides
Demonstrations
Attendees
Registrants
Undergraduate Track
Organizing Committee
Files
CPS-VO
»
Secure and Trustworthy Cyberspace (SaTC) Community Forum
»
2019 Secure and Trustworthy Cyberspace Principal Investigators' Meeting (SaTC PI Meeting '19)
Side-channel Power Resistance for Encryption Algorithms using Dynamic Partial Reconfiguration
View
Properties
Submitted by James Plusquellic on Thu, 10/10/2019 - 4:30pm. Contributors:
I. Bow
N. Bete
F. Saqib
W. Che
C. Patel
R. Robucci
C. Chan
Jim Plusquellic
License:
Creative Commons 2.5
Other available formats:
Side-channel Power Resistance for Encryption Algorithms using Dynamic Partial Reconfiguration
Switch to normal viewer
Switch to experimental viewer
PDF document
2.04 MB
4 downloads
Download
PDF version
Printer-friendly version
Posters
Hardware Security Architecture
Hardware Security Design
1813945
SaTC PI Meeting 2019
2019
NSF
U.S. Government
Poster