| Title | A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA |
| Publication Type | Conference Paper |
| Year of Publication | 2020 |
| Authors | Kumar, Keshav, Ramkumar, K.R., Kaur, Amanpreet |
| Conference Name | 2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions) (ICRITO) |
| Date Published | June 2020 |
| Publisher | IEEE |
| ISBN Number | 978-1-7281-7016-9 |
| Keywords | Advanced Encryption Standard (AES) Algorithm, Artix-7 FPGA, Encryption, field programmable gate arrays, Field Programmable Gate Arrays (FPGA), Hardware, i-o systems security, Input/Output (I/O) and Global Buffer (BUFG), Look Up Tables (LUTs), pubcrawl, Registers, Scalability, Slice Register (SR), Standards, Table lookup |
| Abstract | As the technology is getting advanced continuously the problem for the security of data is also increasing. The hackers are equipped with new advanced tools and techniques to break any security system. Therefore people are getting more concern about data security. The data security is achieved by either software or hardware implementations. In this work Field Programmable Gate Arrays (FPGA) device is used for hardware implementation since these devices are less complex, more flexible and provide more efficiency. This work focuses on the hardware execution of one of the security algorithms that is the Advanced Encryption Standard (AES) algorithm. The AES algorithm is executed on Vivado 2014.2 ISE Design Suite and the results are observed on 28 nanometers (nm) Artix-7 FPGA. This work discusses the design implementation of the AES algorithm and the resources consumed in implementing the AES design on Artix-7 FPGA. The resources which are consumed are as follows-Slice Register (SR), Look-Up Tables (LUTs), Input/Output (I/O) and Global Buffer (BUFG). |
| URL | https://ieeexplore.ieee.org/document/9198033/ |
| DOI | 10.1109/ICRITO48877.2020.9198033 |
| Citation Key | kumar_design_2020 |
A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA