Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
DRAM
biblio
On-Chip Randomization for Memory Protection Against Hardware Supply Chain Attacks to DRAM
Submitted by grigby1 on Tue, 07/27/2021 - 11:33am
resilience
pubcrawl
Resiliency
Software
Hardware
system-on-chip
Scalability
Cryptography
Memory Protection
Security by Default
Random access memory
supply chains
circuit simulation
Cold Boot Attack
DRAM
Rowhammer attack
supply chain protection
biblio
PAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code
Submitted by aekwall on Mon, 03/22/2021 - 12:09pm
In-DRAM ECC
Resiliency
Reliability
Reed-Solomon codes
Reed-Solomon code
pubcrawl
process scaling
pin-aligned In-DRAM ECC architecture
performance degradation
PAIR
numerous inherent faults
In-DRAM Error Correcting Code
Compositionality
expandability
error correction codes
error correction
ECC codewords
DRAM vendors
DRAM chips
DRAM
DQ pin lines
density
computer systems
biblio
Hiding the Long Latency of Persist Barriers Using Speculative Execution
Submitted by grigby1 on Wed, 05/09/2018 - 1:56pm
resilience
nonvolatile memory technology
NVMM
pcommit
performance bottleneck
performance overhead
persist barriers
persistence instructions
policy-based governance
Policy-Governed Secure Collaboration
pubcrawl
Random access memory
random-access storage
Nonvolatile memory
Resiliency
Safe Coding
Safety
significant execution time overhead
Software
speculative execution
Speculative Persistence
speculative persistence architecture
storage management
substantial performance boost
volatile caches
fail-safe code
checkpoint-based processing
checkpointing
clflushopt
clwb
collaboration
common data structures
consistent state
data structures
DRAM
DRAM chips
expensive fence operations
cache storage
Failure Safety
file system
Force
Human Factors
logging based transactions
long latency persistency operations
Metrics
modern systems reorder memory operations
non-volatile main memory
nonpersistent implementations
NonVolatile Main Memory
biblio
ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks
Submitted by grigby1 on Tue, 09/05/2017 - 12:45pm
bit-plru
CLFLUSH
Compositionality
disturbance errors
DRAM
intel pebs
kernel module
Network Security Architecture
performance counters
pubcrawl
Resiliency
rowhammer
signal processing security
biblio
On Adding Bloom Filters to Longest Prefix Matching Algorithms
Submitted by BrandonB on Wed, 05/06/2015 - 10:52am
Routing
longest prefix matching
Memory management
multihashing
parallel multiple-hashing algorithm
parallel-multiple hashing algorithm
performance evaluation
PMH algorithm
prefix matching algorithms
router
level algorithm
Routing protocols
SRAM
SRAM chips
static random access memory
System-on-a-chip
TCAM technology
ternary content addressable memory technology
wire-speed packet forwarding
Generators
binary search on levels
Bloom filter
Bloom filters
data structures
DRAM
DRAM chips
dynamic random access memory
fast parallel matching
binary search
hardware architectures
Indexes
internet
Internet Protocol
Internet routers
IP address lookup
IP networks
leaf pushing
