Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
design verification
biblio
Scalable Simulation-Based Verification of SystemC-Based Virtual Prototypes
Submitted by aekwall on Mon, 03/16/2020 - 9:39am
SystemC VP
Computer simulation
design verification
Electronic System Level
semiconductor industry
simulation behavior
Simulation-based Verification
SystemC
SystemC language
scalable verification
SystemC-based virtual prototypes
systems analysis
TLM
TLM-2.0 rules
Transaction Level Modeling framework
Virtual Prototype
virtual prototyping
Scalability
Protocols
Resiliency
pubcrawl
Computational modeling
standards
Formal Specification
verification
timing
Hardware
Predictive Metrics
Prototypes
Compositionality
formal verification
Clang
hardware description languages
Object oriented modeling
biblio
A unified sequential equivalence checking approach to verify high-level functionality and protocol specification implementations in RTL designs
Submitted by BrandonB on Wed, 05/06/2015 - 1:44pm
high level functionality verification
unified sequential equivalence checking approach
Sequential equivalence checking
sequence of states
RTL design verification
RTL design
Protocols
protocol specification implementation
Integrated circuit modeling
high-level models
high level synthesis
high level reference model
high level model
Abstracts
formal verification
formal technique
Formal Specification
electronic design automation
Educational institutions
design verification
design under verification
Data models
Computational modeling
computational margin
communication protocol
Calculators
