Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

test pattern generation

biblio

Visible to the public Intra-Die-Variation-Aware Side Channel Analysis for Hardware Trojan Detection

Submitted by grigby1 on Wed, 04/11/2018 - 2:59pm
  • Sensitivity
  • logic testing
  • Power based Side-channel
  • Power measurement
  • probability
  • process variation levels
  • Process Variations
  • pubcrawl
  • relative power difference
  • resilience
  • Resiliency
  • logic circuits
  • sequential type Trojans
  • side channel analysis
  • spatial correlation
  • Systematics
  • test pattern generation
  • Trojan activation probability
  • trojan horse detection
  • Trojan horses
  • Trojan inserted circuits
  • hardware trojan
  • automatic test pattern generation
  • combinational type Trojans
  • composability
  • cyber physical systems
  • delays
  • Detection sensitivity
  • efficient Trojan detection approach
  • elevated process variations
  • Hardware
  • AES-128 circuit
  • hardware Trojan detection
  • high detection sensitivity
  • integrated circuit design
  • integrated circuit testing
  • integrated circuits
  • intra-die-variation
  • invasive software
  • ISCAS 89 benchmark
  • ITC 99 benchmark

Terms of Use  |  ©2023. CPS-VO