Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

circuit netlist

biblio

Visible to the public Increasing the SAT Attack Resiliency of In-Cone Logic Locking

Submitted by grigby1 on Wed, 02/26/2020 - 4:48pm
  • Logic gates
  • security
  • satisfiability attack
  • SAT attack resiliency
  • SAT attack
  • Resiliency
  • resilience
  • removal attack
  • pubcrawl
  • MFFC based algorithm
  • maximum fanout free cones
  • manufacturing
  • logic locking
  • provable security
  • logic design
  • key gate selection
  • Iterative methods
  • integrated logic circuits
  • integrated circuits
  • in-cone techniques
  • in-cone logic locking
  • Hardware Security
  • Hardware
  • Electronics packaging
  • circuit netlist

Terms of Use  |  ©2023. CPS-VO