Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
logic locking
biblio
DIP Learning on CAS-Lock: Using Distinguishing Input Patterns for Attacking Logic Locking
Submitted by grigby1 on Fri, 02/03/2023 - 5:08pm
Logic gates
pubcrawl
Human behavior
resilience
Resiliency
Scalability
integrated circuits
Complexity theory
Robustness
supply chains
Globalization
logic locking
pattern locks
Manufacturing industries
CAS-Lock
DIP-driven attack
biblio
Security Metrics for Logic Circuits
Submitted by grigby1 on Fri, 01/13/2023 - 4:19pm
pubcrawl
Metrics
Hardware
Entropy
logic locking
parallel processing
Power demand
Current measurement
Sensitivity
Security Metrics
Hardware Security
obfuscation
logic circuits
biblio
GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking
Submitted by grigby1 on Mon, 10/03/2022 - 12:20pm
Prediction algorithms
Oracle-less attack
logic locking
Resiliency
graph neural networks
supply chains
ip protection
intellectual property
Syntactics
Logic gates
network topology
Benchmark testing
composability
resilience
policy-based governance
pubcrawl
machine learning
biblio
JANUS: Boosting Logic Obfuscation Scope Through Reconfigurable FSM Synthesis
Submitted by grigby1 on Fri, 07/29/2022 - 9:45am
Scalability
pattern locks
Tamper-proof Memory
logic obfuscation
logic locking
boosting
supply chains
Partitioning algorithms
Switches
security
Hardware Security
Hardware
Heuristic algorithms
Resiliency
resilience
Human behavior
pubcrawl
biblio
Secured Test Pattern Generators for BIST
Submitted by grigby1 on Fri, 07/29/2022 - 9:44am
intellectual property
pattern locks
TPG
overproduction
BIST
logic locking
design for testability
built-in self-test
Hardware Security
reverse engineering
pubcrawl
side-channel attacks
integrated circuits
privacy
Scalability
Hardware
Resiliency
resilience
Human behavior
biblio
LL-ATPG: Logic-Locking Aware Test Using Valet Keys in an Untrusted Environment
Submitted by grigby1 on Fri, 07/29/2022 - 9:44am
supply chains
pattern locks
untrusted foundry
Manufacturing test
logic locking
design for testability
Costs
Semiconductor device modeling
reverse engineering
Logic gates
manufacturing
Scalability
system-on-chip
Resiliency
resilience
Human behavior
pubcrawl
biblio
On Preventing SAT Attack with Decoy Key-Inputs
Submitted by aekwall on Fri, 02/25/2022 - 10:44am
logic locking
Very large scale integration
Switches
supply chains
SAT attack
Resistance
Resiliency
pubcrawl
provable security
Predictive Metrics
overproduction
Tamper resistance
ip protection
intellectual property
Hardware Security
design-for-trust
control systems
computer architecture
Compositionality
Human Factors
Metrics
Scalability
biblio
Characterizing Corruptibility of Logic Locks using ATPG
Submitted by aekwall on Tue, 02/22/2022 - 2:18pm
pattern locks
Conferences
corruptibility
fabrication
Focusing
hardware security metrics
Integrated circuit synthesis
logic locking
Measurement
Measurement and Metrics Testing
Metrics
pubcrawl
Runtime
sequential circuits
biblio
Enhancing SAT-Attack Resiliency and Cost-Effectiveness of Reconfigurable-Logic-Based Circuit Obfuscation
Submitted by aekwall on Fri, 02/04/2022 - 10:35am
reverse engineering
security
Observability
Routing
resilience
pubcrawl
Integrated circuit modeling
logic locking
Switching circuits
Resiliency
Table lookup
LUT-based obfuscation
Reconfigurable Logic
SAT-based attack
biblio
Design Obfuscation versus Test
Submitted by aekwall on Mon, 10/04/2021 - 1:54pm
pubcrawl
Scalability
Resiliency
Human behavior
automatic test pattern generation
high level synthesis
integrated circuit design
logic locking
logic obfuscation
test
pattern locks
1
2
3
next ›
last »
