Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

multiple IP blocks

biblio

Visible to the public Customized Locking of IP Blocks on a Multi-Million-Gate SoC

Submitted by aekwall on Mon, 11/09/2020 - 1:31pm
  • integrated circuit design
  • VLSI testing
  • Solid modeling
  • off-site untrusted fabrication facilities
  • multiple IP blocks
  • multimillion-gate SoC
  • IP block
  • integrated circuit manufacture
  • industrial designs
  • IP piracy
  • logic design
  • Erbium
  • IP networks
  • industrial property
  • Logic gates
  • integrated circuits
  • logic locking
  • policy-based governance
  • composability
  • pubcrawl
  • Resiliency
  • system-on-chip
  • security
  • Hardware

Terms of Use  |  ©2023. CPS-VO