Secure Scan Architecture Using Clock and Data Recovery Technique
Title | Secure Scan Architecture Using Clock and Data Recovery Technique |
Publication Type | Conference Paper |
Year of Publication | 2018 |
Authors | Richard, D. S., Rashidzadeh, R., Ahmadi, M. |
Conference Name | 2018 IEEE International Symposium on Circuits and Systems (ISCAS) |
Publisher | IEEE |
ISBN Number | 978-1-5386-4881-0 |
Keywords | authentication, CDR, clock-data recovery technique, Clocks, Computer architecture, Controllability, delays, design for testability, DfT, DfT technique, DLL, encoding, fault coverage, fault diagnosis, hardware security, Observability, pubcrawl, resilience, Resiliency, Scan Architecture, secure scan architecture, security of data, security threats, System recovery, Voltage control |
Abstract | Design for Testability (DfT) techniques allow devices to be tested at various levels of the manufacturing process. Scan architecture is a dominantly used DfT technique, which supports a high level of fault coverage, observability and controllability. However, scan architecture can be used by hardware attackers to gain critical information stored within the device. The security threats due to an unrestricted access provided by scan architecture has to be addressed to ensure hardware security. In this work, a solution based on the Clock and Data Recovery (CDR) method has been presented to authenticate users and limit the access to the scan architecture to authorized users. As compared to the available solution the proposed method presents a robust performance and reduces the area overhead by more than 10%. |
URL | https://ieeexplore.ieee.org/document/8351602 |
DOI | 10.1109/ISCAS.2018.8351602 |
Citation Key | richard_secure_2018 |
- fault coverage
- Voltage control
- System recovery
- security threats
- security of data
- secure scan architecture
- Scan Architecture
- Resiliency
- resilience
- pubcrawl
- Observability
- Hardware Security
- fault diagnosis
- authentication
- encoding
- DLL
- DfT technique
- DfT
- design for testability
- delays
- Controllability
- computer architecture
- Clocks
- clock-data recovery technique
- CDR