Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
Instruction sets
biblio
System architectural design of a hardware engine for moving target IPv6 defense over IEEE 802.3 Ethernet
Submitted by K_Hooper on Wed, 02/28/2018 - 10:38am
obscuration technique
Logic gates
Metrics
moving target defense
moving target IPv6 defense
MT6D processor
network address
network infrastructure
network level
network packet processor
network processor
network time protocol listener
keyed access
operating system kernel
operating system kernels
personal area networks
Protocols
pubcrawl
Register Transfer Level network security processor implementation
Resiliency
Routing protocols
RTL development
system architectural design
system level functions
federal networks
application specific integrated circuits
ASIC
CISC architecture
Clocks
collaboration
complex instruction set computer architecture
composability
computer network security
cryptographic dynamic addressing
Encapsulation
Engines
application specific integrated circuit variant
FPGA
Hardware
hardware engine
HE-MT6D
Homeland Security Cyber Security Division
IEEE 802.3 Ethernet
Instruction sets
internet
IP networks
IPv6
ipv6 security
biblio
On the Effectiveness of Virtualization Based Memory Isolation on Multicore Platforms
Submitted by grigby1 on Wed, 02/21/2018 - 12:37pm
page table maintenance
XMHF
virtualization based memory isolation
virtualisation
Virtual machine monitors
thread identification
storage management
software maintenance
security primitive
security of data
security
Scalability
Resiliency
resilience
pubcrawl
address mapping validation
multiprocessing systems
multicore setting
Multicore processing
multicore platforms
multicore computing security
Multicore Computing
Metrics
memory isolation security
Kernel
Instruction sets
Hardware
fully isolated microcomputing environment
FIMCE
BitVisor
biblio
Platform agnostic, scalable, and unobtrusive FPGA network processor design of moving target defense over IPv6 (MT6D) over IEEE 802.3 Ethernet
Submitted by grigby1 on Tue, 01/16/2018 - 5:31pm
IPv6
RTL-based Network Time Protocol v4 synchronization
Resiliency
register transfer level logic
pubcrawl
network-based keyed access
network processor
MT6D
moving target defense over IPv6
moving target defense
modular crypto engine
Metrics
low power wireless personal area networks
Local area networks
IPv6 interfaces
application specific integrated circuits
IP networks
Instruction sets
IEEE 802.3 Standard
IEEE 802.3 Ethernet
FPGA
field programmable gate arrays
EPON
embedded application-specified integrated circuit
Electrical Engineering
Cryptography
Computers
complex instruction set computer instruction set architecture
ASIC
biblio
A flexible and scalable implementation of elliptic curve cryptography over GF(p) based on ASIP
Submitted by grigby1 on Mon, 11/27/2017 - 11:06am
hardware resources
Software algorithms
Resiliency
public-key cryptosystems
public-key cryptography schemes
public key cryptography
pubcrawl
prime fields
point multiplication
optimization
Metrics
Instruction sets
Instruction Set Architecture
Algorithm design and analysis
FPGA
field-programmable gate array platform
field programmable gate arrays
Elliptic curves
Elliptic curve cryptography (ECC)
Elliptic curve cryptography
ECC-ASIP model
ECC custom instructions
custom instruction set
composability
code storage space
application specific instruction set processor
biblio
"A Logic of Programs with Interface-Confined Code"
Submitted by grigby1 on Thu, 02/23/2017 - 1:27pm
safety properties
Web browsers
untrusted code
trusted computing system
Trusted Computing
System M program logic
step-indexed model
standards
source code (software)
Semantics
security-critical systems
sandbox
adversary-supplied code
Safety
Radiation detectors
pubcrawl170106
program logic
Memoir design
interface-confined code
interface confinement
Instruction sets
hypervisors
Computational modeling
cognition
biblio
"SPeCK: a kernel for scalable predictability"
Submitted by grigby1 on Tue, 02/21/2017 - 11:26am
nonpreemptive kernel
Synchronization
SPeCK kernel
scalable predictability
Scalability
resource management
pubcrawl170103
preemptive system
operating system kernels
average-case overheads
multiprocessing systems
multicore systems
manycore systems
Kernel
Interference
Instruction sets
Hardware
COMPOSITE OS
biblio
"Detectability of low-rate HTTP server DoS attacks using spectral analysis"
Submitted by abfox on Tue, 02/14/2017 - 1:47pm
hypermedia
transport protocols
Temperature measurement
telecommunication traffic
Spectral analysis
Social network services
Servers
pubcrawl170101
operating systems
network traffic
Low-rate DoS attack
internet
Instruction sets
advanced persistent threat
HTTP server
HTTP 1.1
DoS flooding attacks
DoS attacks
denial-of-service attacks
computer network security
Computer crime
attack simulator
Attack detection
Apache HTTP Server software
Apache HTTP Server
biblio
Main-Memory Hash Joins on Modern Processor Architectures
Submitted by BrandonB on Wed, 05/06/2015 - 10:55am
Hardware
Instruction sets
Latches
Multicore processing
Probes
tuning
« first
‹ previous
1
2
3
4
5
