Skip to Main Content Area
  • CPS-VO
    • Contact Support
  • Browse
    • Calendar
    • Announcements
    • Repositories
    • Groups
  • Search
    • Search for Content
    • Search for a Group
    • Search for People
    • Search for a Project
    • Tagcloud
      
 
Not a member?
Click here to register!
Forgot username or password?
 
Home
National Science Foundation

Cyber-Physical Systems Virtual Organization

Read-only archive of site from September 29, 2023.

CPS-VO

nonsignature FIR RTL design

biblio

Visible to the public Low-Overhead Robust RTL Signature for DSP Core Protection: New Paradigm for Smart CE Design

Submitted by aekwall on Mon, 11/09/2020 - 1:41pm
  • low-overhead robust RTL signature
  • FIR filters
  • IP piracy
  • flip-flops
  • covert signature embedding process
  • digital signal processor
  • DSP core protection
  • DSP-MP IP core
  • IP vendors
  • FIR filter
  • Multimedia Processor
  • nonsignature FIR RTL design
  • register-transfer level
  • reusable Intellectual Property cores
  • robust IP owner
  • secured smart CE device
  • smart CE design
  • smart Consumer Electronics devices
  • Registers
  • Hardware
  • Resiliency
  • pubcrawl
  • composability
  • policy-based governance
  • digital signatures
  • microprocessor chips
  • Multiplexing
  • IP networks
  • digital signal processing chips
  • Finite impulse response filters
  • adders
  • logic circuits
  • logic design
  • Latches
  • Consumer electronics

Terms of Use  |  ©2023. CPS-VO