Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
FPGA
biblio
Research on LED lightweight cryptographic algorithm based on RFID tag of Internet of things
Submitted by aekwall on Mon, 03/23/2020 - 12:33pm
LED lightweight cryptographic algorithm
search problems
RFIDs
RFID tags
RFID tag chip
RFID tag
Resiliency
radiofrequency identification
radio frequency identification tags
pubcrawl
Piccolo cryptographic algorithm
light emitting diodes
LED lightweight cryptography
Algorithm
InvS-box
Internet of Things
Human behavior
FPGA
field programmable gate arrays
DPA protection technology threshold
DPA attack
Differential Power Analysis
Cryptography
Ciphers
Boolean functions
Boolean expression reconstruction
biblio
SCR-QRNG: Side-Channel Resistant Design using Quantum Random Number Generator
Submitted by aekwall on Mon, 03/23/2020 - 12:21pm
security primitives
quantum entropy source
Quantum random number generator
radioactive decay
radioactive isotope decay
random frequency clock generator
random masking
random number generators
SCR-QRNG framework
quantum entropy chip
side-channel countermeasures
side-channel leakages
side-channel resistant design
side-channel resistant primitives
side-channel resistant QRNG
unbiased random numbers
random key generation
BSI AIS 31
Scalability
Cryptography
Resiliency
Human behavior
pubcrawl
Metrics
Entropy
random number generation
FPGA
clock frequency modulation
deterministic random bit generator
NIST SP 800-22/90B
PCB module
power side-channel attack and countermeasure
power side-channel attacks
QRNG
biblio
A System Design of Real-Time Narrowband Rfi Detection And Mitigation for Gnss-R Receiver
Submitted by grigby1 on Wed, 02/26/2020 - 3:44pm
resilience
mitigation
NF
Passband
pubcrawl
radio detection
radio receivers
radiofrequency interference
real-time narrowband radiofrequency interference detection
real-time narrowband radiofrequency interference mitigation
real-time NB RFI detection
real-time NB RFI mitigation
Receivers
Metrics
Resiliency
RFI
satellite navigation
signal-to-noise ratio
SNR
system analysis and design
system design
threat mitigation
white narrowband interference
Wireless communication
WNBI
FPGA
band-stop filters
cascading IIR band-stop filters
cGNSS-R
continuous wave interference
conventional GNSS-R
CWI
DDM
delay-Doppler map
detection
field programmable gate arrays
fixed-point implementation
Band-pass filters
Global navigation satellite system
Global Navigation Satellite Systems-reflectometry
GNSS-R
Human behavior
Human Factors
iGNSS-R
IIR BSF
IIR filters
IIR notch filter
interference suppression
interferometric GNSS-R receivers
biblio
Hardware implementation of Piccolo Encryption Algorithm for constrained RFID application
Submitted by aekwall on Mon, 02/10/2020 - 10:44am
piccolo encryption algorithm
4 input LUTs
64 bits block size
area optimization
ASIC
constrained RFID application
different design strategies
efficient hardware architecture
Fiestel structure
hardware design
hardware metrics
low resource applications
optimized area
Piccolo Algorithm
128 bits
piccolo lightweight algorithm
radiofrequency identification
relevant lightweight block ciphers
severe security concerns
supports high speed
Throughput.
tremendous pace
ultra-lightweight applications
variable key size
word length 64.0 bit
word length 80.0 bit
Xillinx
Microelectronics Security
security applications
field programmable gate arrays
FPGA
Cryptography
encryption
Internet of Things
telecommunication security
Hardware
Table lookup
IoT applications
smart devices
Resiliency
pubcrawl
composability
IoT
RFID
Throughput
Ciphers
security issues
Predictive Metrics
private information
word length 128.0 bit
Hardware Implementation
hardware resources
lightweight cryptographic algorithms
S-box
lightweight cryptography
biblio
Research in Fast Modular Exponentiation Algorithm Based on FPGA
Submitted by grigby1 on Tue, 01/21/2020 - 10:50am
Montgomery algorithm
systolic arrays
systolic array
Scalability
Resiliency
resilience
Q measurement
public-key cryptosystem
public-key cryptography
public-key algorithm
public key cryptography
pubcrawl
Montgomery modular multiplication
automation
Modular Multiplication
modular exponentiation on large number
modular exponentiation
mechatronics
logic design
frequency 170.0 MHz
FPGA
field programmable gate arrays
fast modular exponentiation algorithm
exponentiation
Erbium
Conferences
biblio
Extracting Side-Channel Leakage from Round Unrolled Implementations of Lightweight Ciphers
Submitted by aekwall on Mon, 01/20/2020 - 10:59am
side channel analysis attacks
narrow bandpass filtering
optimal leakage models
parallel round-based datapath
PRINCE
pubcrawl
Resiliency
resource constraints
round unrolled implementations
round unrolling
Scalability
side channel analysis
multiband narrow bandpass filtering techniques
side channel signatures
side-channel leakage
signal isolation
Signal to noise ratio
signal-to-noise ratio
SIMON
SIMON datapaths
size 45.0 nm
SNR
time domain correlation power analysis
Energy Efficiency
AES
AES algorithm
Band-pass filters
Ciphers
combinational logics
Correlation
correlation frequency analysis
Cryptography
edge nodes
encryption
advanced encryption standard
field programmable gate arrays
Filtering
first-order side-channel leakages
FPGA
fully-unrolled datapath
Hardware
improved CFA attack
leakage models
Lightweight Ciphers
lightweight cryptographic algorithms
biblio
Performance evaluation of lightweight Block Ciphers in soft-core processor
Submitted by aekwall on Mon, 01/20/2020 - 10:59am
light emitting diodes
Throughput
Software
soft-core processor
Scalability
RFID devices
Resiliency
pubcrawl
PRESENT crypto ciphers
PICCOLO crypto ciphers
microprocessor chips
lightweight cryptography algorithms
lightweight cryptography
Lightweight Ciphers
lightweight blocks crypto ciphers
lightweight block ciphers
AHB bandwidth
LEON3 processor
LEON3 open source processor
LED crypto ciphers
LBlock crypto ciphers
IoT
Internet of Things
HIGHT crypto ciphers
FPGA
field programmable gate arrays
execution time
encryption
Cryptography
CPU performance
Ciphers
biblio
Reconfigurable Architecture to Speed-up Modular Exponentiation
Submitted by grigby1 on Mon, 12/30/2019 - 1:18pm
modular exponentiation
Xilinx Virtex 7 FPGA
Scalability
RSA protocols
Resiliency
reconfigurable architectures
Reconfigurable Architecture
random number generation
Random access memory
public key cryptography
pubcrawl
pseudorandom number generator
Pre-computation techniques
Modular Multiplication
batch multiplication
hardware architecture
Hardware
frequency 200.0 MHz
FPGA
field programmable gate arrays
exponentiation
digital arithmetic
Diffie-Hellman like protocols
Diffie-Hellman key pair
Cryptography
computer architecture
computationally intensive cryptographic operations
Clocks
biblio
Accelerated DDoS Attacks Mitigation using Programmable Data Plane
Submitted by aekwall on Wed, 12/18/2019 - 1:24pm
composability
DDoS attack mitigation
ddos mitigation
denial-of-service attacks
FPGA
Human behavior
Metrics
P4
programmable data planes
pubcrawl
resilience
Resiliency
threat mitigation
biblio
Realization of System Verification Platform of IoT Smart Node Chip
Submitted by grigby1 on Tue, 11/12/2019 - 3:29pm
IoT smart node chip
Wireless fidelity
transmission protocol
Systems Simulation
system verification platform
system verification
simulation verification
pubcrawl
Prototypes
Protocols
protocol verification
privacy
policy-based governance
large scale integrated circuits
automobiles
IoT node
Internet of Things
FPGA-based prototype verification
FPGA
formal verification
field programmable gate arrays
efficient verification platform
design cost reduction
Compositionality
composability
collaboration
chip design cycle
« first
‹ previous
1
2
3
4
5
6
7
8
9
next ›
last »
