Skip to Main Content Area
CPS-VO
Contact Support
Browse
Calendar
Announcements
Repositories
Groups
Search
Search for Content
Search for a Group
Search for People
Search for a Project
Tagcloud
› Go to login screen
Not a member?
Click here to register!
Forgot username or password?
Cyber-Physical Systems Virtual Organization
Read-only archive of site from September 29, 2023.
CPS-VO
Wires
biblio
Smart Lightning and Security System
Submitted by grigby1 on Thu, 07/30/2020 - 2:14pm
Lightning
Wires
security system
security
Resiliency
resilience
pubcrawl
PIR motion sensor
Pins
motion measurement
Motion detection
microcontrollers
microcontroller
Metrics
Acoustics
IR sensors
IR radiations
IR motion sensor
IoT security
Intelligent sensors
infrared radiation emission
infrared detectors
Human Factors
Human behavior
electrical energy
electric power consumption
composability
automatic smart lightning
biblio
Design and analysis of a mesh-based Adaptive Wireless Network-on Chips Architecture With Irregular Network Routing
Submitted by aekwall on Mon, 05/11/2020 - 11:09am
network-on-chip
Wires
Wireless Router
Wireless Network-on Chip
wireless network
Wireless communication
wireless channels
token sharing arrangement
Telephone sets
telecommunication traffic
Scalability
Resiliency
remote Network-on-Chip
remote information transmission
pubcrawl
Benchmark testing
Network-on Chip structures
network routing
network on chip security
MulticoreArchitecture
Metrics
metallic interface
mesh-based adaptive Wireless Network-on chips architecture
mesh topology
irregular Network routing
gainful remote handsets
core messages
computer architecture
Communication system security
biblio
A Hierarchical Approach to Self-Timed Circuit Verification
Submitted by aekwall on Mon, 03/16/2020 - 10:39am
asynchronous circuit modeling
timing circuits
self-timed circuit verification
non deterministic behavior
mechanical theorem proving
link-joint style
link joint model
Latches
iterative self-timed circuits
hierarchical verification
hardware description language
greatest common divisor circuit model
greatest common divisor
flip-flops
combinational circuits
asynchronous circuit verification
Resiliency
arbitrated merge
ACL2 theorem prover
Theorem Proving
scalable verification
hardware description languages
Integrated circuit modeling
Wires
Compositionality
Predictive Metrics
Scalability
timing
Logic gates
Iterative methods
Computational modeling
pubcrawl
biblio
The Study of Closure Domain Structure Dynamics in Bistable Microwires Using the Technique of Three-Level Field Pulses
Submitted by aekwall on Mon, 09/30/2019 - 10:08am
magnetisation reversal
Wires
three-level pulse
three-level field pulses
Saturation magnetization
Resiliency
remanence
rectangular magnetic field pulse
Pulse measurements
pubcrawl
Magnetostriction
Amorphous magnetic microwire
Magnetic domains
magnetic domain walls
free domain wall production
domain wall dynamics
depinning processes
composability
closure domain structure dynamics
closure domain structure
bistable microwires
biblio
Edge Detection and Image Segmentation on Encrypted Image with Homomorphic Encryption and Garbled Circuit
Submitted by grigby1 on Wed, 05/01/2019 - 11:33am
Image Processing
Wires
Sobel operator
Sobel edge detector
signal processing in the encrypted domain
security
Scalability
Resiliency
resilience
pubcrawl
Protocols
Metrics
image segmentation scheme
image segmentation
adaptive threshold decision algorithm
image filtering
Image edge detection
image distribution
Homomorphic encryption
Gaussian filtering
garbled circuit
encryption
encrypted image edge detection
edge detection
data privacy
Cryptography
composability
Cloud Computing
biblio
Proving Flow Security of Sequential Logic via Automatically-Synthesized Relational Invariants
Submitted by grigby1 on Mon, 06/11/2018 - 3:37pm
SD-card storage manager
Named Data Network Security
open-source designs
pattern classification
program debugging
program verification
pubcrawl
Registers
resilience
Resiliency
robotics controller
Scalability
Local area networks
security
security of data
sequential logic
SIMAREL
specification languages
storage management
STREAMS policies
unbounded input streams
user interfaces
Wires
Ethernet controller
automatically-synthesized relational invariants
circuit executions
core design C
debugging interface
declassification
digital signal processing chips
digital-signal processing module
Domain-Specific Language
DSP module
dynamic conditions
Algorithm design and analysis
field programmable gate arrays
flash memories
flash memory controller
flow security
Hardware
Hardware design languages
Human behavior
human computer interaction
information leaks
information-flow policies
biblio
A Novel Hardware Trojan Detection with Chip ID Based on Relative Time Delays
Submitted by grigby1 on Wed, 04/11/2018 - 2:59pm
pubcrawl
Wires
Trojan horses
trojan horse detection
transient based post-layout simulation
time-delay
side-channel signal
sensor chains
sensor chain
security
RTD
Resiliency
resilience
relative time delays
chip ID
NMOS
Layout
Inverters
Integrated circuit modeling
Integrated circuit interconnections
hardware Trojan detection method
hardware trojan
Hardware
golden chip
delays
cyber physical systems
composability
biblio
Slack removal for enhanced reliability and trust
Submitted by BrandonB on Wed, 05/06/2015 - 11:34am
Small Delay Defects
mission-critical application
pattern count
reliability enhancement
security of data
security vulnerabilities
security-critical application
slack removal
Slacks
malicious circuitries
test quality
testing
timing slacks
transition fault patterns
Trojan horses
trust enhancement
Wires
fabrication
care bit density intact
Circuit faults
delay defect detection
delay defects
delay unit insertion
delays
design for testability
design technique
At-speed Testing
Hardware
hardware trojan
Hardware Trojans
integrated circuit reliability
logic circuits
Logic gates
logic testing
« first
‹ previous
1
2
